Reply to Final Office Action dated October 17, 2008

Amendments to the Claims

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1. (currently amended) A circuit comprising:

a camouflaged circuit structure having a gate region, including: a substrate; a first active region of a first conductivity type being disposed in said substrate; a second active region of a first conductivity type being disposed in said substrate; and a first well of said first conductivity type being disposed in said substrate under said gate region, said first well being in physical contact with said first active region and said second active region, wherein said first well provides an electrical path between said first and second active regions regardless of any reasonable voltage applied to said circuit;

wherein said first well is generally deeper than said first and second active regions; the circuit further comprising a circuit structure having:

a second well of the first conductivity type being disposed in said substrate; and third and fourth active regions of a second conductivity type being disposed in said second well in contact with and on opposite sides of a gate region;

wherein said first well and said second well have a same depth and a same doping.

- 2. (previously presented) The circuit of claim 1 further comprising a plurality of wells of a second type, at least one of said plurality of wells of a second conductivity type being in physical contact with said first active region.
- 3. (previously presented) The circuit of claim 2 wherein at least one of said plurality of wells is separated from said first well.
 - 4. (previously presented) The circuit of claim 2 wherein said first well is deeper than said

plurality of wells of a second conductivity type.

- 5. (previously presented) The circuit of claim 1 where said first well is deeper than said first and second active regions.
- 6. (currently amended) A semiconductor circuit comprising: a substrate having a first well of a first conductivity type; a first gate region being arranged above the first well; a plurality of first active regions of said first conductivity type disposed in said substrate, at least two of said plurality of first active regions being separated from one another by, and in physical contact with, said first well of said first conductivity type disposed in said substrate under said gate region; and a plurality of wells of a second conductivity type being partially disposed under said at least two of said plurality of active regions, wherein said plurality of wells of a second conductivity type are separated from said first well; the circuit further comprising:
 - a second well of the first conductivity type;
- a second gate region being arranged above the second well; and a plurality of second active regions of a second conductivity type disposed in said second well, at least two of said plurality of first active regions being separated from one another and—in contact with on opposite sides of the second gate region;

wherein said first well and said second well have a same depth and a same doping.

- 7. (withdrawn) A method of camouflaging a circuit comprising the steps of: fabricating a device having a gate region in a substrate of a first conductivity type, said device having at least two active regions of a second conductivity type; and inserting a first well beneath said gate region, said first well beneath said gate region having a second conductivity type, said first well beneath said gate region being in physical contact with said at least two active regions, said first well beneath said gate region providing an electrical path between said at least two active regions regardless of a reasonable voltage applied to said gate region.
- 8. (withdrawn) The method of claim 7 wherein said step of inserting a first well beneath said gate region includes the step of driving in said first well beneath said gate region such that

Reply under 37 C.F.R. §1.116 - Expedited Procedure

U. S. Appln. No. 10/735,841

Submission dated December 15, 2008

Reply to Final Office Action dated October 17, 2008 Page 4

said well beneath said gate region is deeper than said at least two active regions.

9. (withdrawn) The method of claim 8, said method further comprising the step of inserting

a second well having a first conductivity type beneath at least a portion of at least one of said at

least two active regions, said second well being separated from said first well by a minimum first

conductivity type to second conductivity type separation.

10. (withdrawn) The method of claim 9 wherein said first well beneath said gate region is

deeper than said second well.

11. (withdrawn) A method of forming a CMOS circuit comprising the steps of: modifying

a conventional double well manufacturing process, wherein a conventional well of a first

conductivity type is replaced with a well of a second conductivity type.

12. (withdrawn) The method of claim 11 wherein said CMOS device comprises a plurality

of active regions, said well of a second conductivity type being deeper than said active regions.

13. (withdrawn) The method of claim 11 further comprising the step of forming at least one

additional well of a first conductivity type, said well of a second conductivity type being

shallower than said at least one additional well.

14. (previously presented) The circuit of claim 1, wherein said first well has a lower

surface comprising a substantially flat portion.